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Abstract
A method to fabricate nano-ridges over a full wafer is presented. The
fabrication method uses local oxidation of silicon, with silicon nitride as a
mask, and wet anisotropic etching of silicon. The realized structures are
7–20 nm wide, 40–100 nm high and centimeters long. All dimensions are
easily adjustable by varying the oxidation time, the wet etching time and the
mask geometry, respectively. As an additional advantage, the method
features a spatial frequency doubling effect. This can be helpful in realizing
higher feature densities than would be possible using conventional
lithography.
(Some figures in this article are in colour only in the electronic version)
1. Introduction
Currently, several tools are available to create patterns having
a width in the nanometer range. These patterns are useful as
imprint stamps to define 2D nanostructures in e.g. a polymer
layer [1]. In this way, one master mold can be used for fast
and easy replication of a large series of structures. People
have used electron beam lithography to write structures in
PMMA (polymethyl methacrylate) [2], focused ion beam
(FIB) for direct milling of the substrate [3] or atomic force
microscope (AFM) writing techniques [4, 5]. However, these
techniques have one main drawback in common: they are
writing techniques. Wafer-scale writing of nanopatterns is a
time- (and thus money-) consuming activity, if not impossible
altogether.
A method to fabricate ridges with a width in the nanometer
range, and variable height, is proposed here. The processing
will be done using common optical photolithography and wet
etching techniques. An additional feature of the proposed
technique is the ability to double the density of lines
when a periodical pattern is desired. This is an inherent
property of the so-called edge or contour lithography processes
[6–8].
2. Experimental details
In the proposed process 100 mm, double side polished,
p-type 〈1 1 0〉 silicon wafers (5–10  cm) were used. After
an introductory standard cleaning step (10 min fuming HNO3,
followed by 10 min boiling HNO3) and native oxide removal
in 1% HF, a very thin (8–15 nm) low stress low pressure
chemical vapor deposition SiNx silicon-rich nitride layer was
deposited on the wafers, followed directly by deposition of
a thin (40–100 nm) TEOS (tetraethoxysilane) oxide layer
(figure 1(a)). Then, a layer of positive photoresist (Olin
907/12) was spin coated and optically exposed using a mask
containing 4 µm wide grating lines. The resist was developed
using Olin OPD 4262 resist developer (Arch Chemicals,
containing 2.5% tetramethylammonium hydroxide (TMAH)
and a number of surfactants). After a postbake of 30 min at
120 ◦C, the resist line pattern was transferred to the TEOS
layer by etching in 1% hydrofluoric acid (HF) or buffered
hydrofluoric acid (BHF). The etch time was 60 s in BHF for
the 100 nm TEOS layer (etch rate ≈ 180 nm min−1), or 150 s in
1% HF for the 40 nm TEOS layer (etch rate ≈ 33 nm min−1).
A visual etch stop was not possible, because the underlying
silicon nitride layer is hydrophilic, just as the oxide layer. For
this reason, a rather generous overetch (approximately 100%
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Figure 1. Basic process flow for nano-ridge fabrication (note the
doubling of the spatial frequency of the lines).
in time) was applied to be sure to actually reach the nitride
layer underneath.
After the pattern transfer into the TEOS layer, the
photoresist was stripped in fuming nitric acid for 20 min,
and the wafers received a standard HNO3 cleaning step
(figure 1(b)).
Subsequently, the TEOS oxide pattern was transferred to
the silicon nitride layer by means of etching in hot phosphoric
acid (85% H3PO4 at 180 ◦C) (figure 1(c)). Then, the TEOS
layer was stripped in BHF or 1% HF, directly followed by
ultra low-speed wet anisotropic etching of the exposed 〈1 1 0〉
silicon areas in OPD 4262 developer, figure 1(d ). This
developer contains 2.5% TMAH, as well as a number of
surfactants, and etches 〈1 1 0〉 silicon at a rate of 3.7 nm
min−1 at room temperature. The bottoms and sidewalls of
the resulting channels have a very low surface roughness [9].
The use of 〈1 1 0〉-oriented silicon wafers allowed for the
etching of trenches with vertical sidewalls (the slow-etching
〈1 1 1〉 planes are oriented perpendicular to the wafer surface),
whereas the use of a 〈1 0 0〉 wafer would result in trenches
with slanted sidewalls (at an angle of 54.7◦ relative to the
wafer surface) [10].
The silicon etch step was followed by a standard cleaning
step and a 1% HF dip (to remove the oxide that has been
formed during the standard cleaning). Then the wafer was
dry oxidized locally at a temperature of 950 ◦C, with the
nitride mask protecting the areas of the wafer that should
not be oxidized (figure 1(e)). After this so-called LOCOS
process (LOCal Oxidation of Silicon [11–13]), the nitride mask
was stripped in hot H3PO4 (figure 1( f )), directly followed
by another wet anisotropic silicon etch to etch back the now
exposed silicon areas (figure 1(g)).
The final result of the process in figure 1 is a wafer-
scale array of oxide ridges. The width of the ridges can be
defined precisely by the thickness of the dry oxide layer (and
therefore by the oxidation time). The height of the ridges can
be accurately tuned by adjusting the OPD 4262 silicon etching
time.
As an inherent feature of the process, the period of the
structures has been decreased from one line per 8 µm to two
ridges per 8 µm. This period doubling feature was also used
by Ribbing et al to fabricate saw-tooth refractive x-ray lenses
in 〈1 0 0〉 silicon [14].
Figure 2. 20 nm wide nano-ridge with shorter second silicon etch
step, causing a level difference.
3. Results and discussion
3.1. Fabricated nano-ridge structures
In figure 2, a nano-ridge of approximately 20 ± 2 nm wide and
a height of 110 ± 10 nm is shown. During the fabrication of
these ridges, the second silicon wet etching time (figure 1(g))
was intentionally chosen shorter (30 min) than the first silicon
wet etching time (figure 1(d )), which was 45 min. This led to
a clear difference in height left and right of the ridge.
In figure 3, the ridges of approximately 15 ± 2 and 7 ±
2 nm wide can be seen. For the structures in these figures,
the two silicon etching steps were equally long (10 min each),
leading to a height of the ridges of 38 ± 4 nm, as measured
with a Digital Instruments NanoScope III AFM (operated in
the tapping mode, scan size 10 × 10 µm, 512 × 512 data
points, at a scanning frequency of 2 Hz).
The final width of the nano-ridges was estimated from the
thickness of the dry oxide layer after the final silicon etch step
(using ellipsometry). This thickness is slightly less than the
thickness of the original oxide thickness, because the etch rate
of silicon dioxide in hot H3PO4 is not zero, as will be discussed
later.
AFM scans of one of the fabricated structures with a ridge
width of 15 nm can be found in figure 4, proving the excellent
uniformity. A slight level difference can be seen in these AFM
scans: this is due to the fact that the dry oxide layer grows out
of the silicon surface during the local oxidation.
The twisting of the oxide ridges, observed in figure 3,
was caused by imperfections in the mask used for optical
lithography. The mask quality can be improved, but it is not
an issue for the current study of the fabrication aspects of the
stamps. In all the cases, hardly any defects could be found on
full wafer scale.
3.2. Etching selectivity of SiO2/SiNx in H3PO4
Based on the SEM pictures and on thickness measurements
of the dry oxide layer before and after stripping of the nitride
layer, the nano-ridges were observed to be a little less wide
than the initial thickness of the grown dry oxide layer. This
is due to the fact that not only the silicon was oxidized in the
LOCOS step, but also the SiNx mask was oxidized, if only a
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Figure 3. (a) 15 nm wide nano-ridge with two identical silicon etch steps. (b) 7 nm wide nano-ridge with two identical silicon etch steps.
(a) (b)
Figure 4. AFM scans of 15 nm wide nano-ridges. (a) 3D view of the fabricated structures. (b) Section view with height measurements. The
width of the edges cannot be accurately determined with AFM, due to the fact that an AFM picture is actually a convolution of the sample
with the AFM tip, which has a limited radius (10 nm) and a finite aspect ratio (3:1).
little bit [13, 15]. When stripping the SiNx in step ( f ) (see
figure 1), this led to a longer stripping time in H3PO4 than the
time that was initially needed to etch the nitride mask in step (c)
(because the H3PO4 had to break through the thin oxide
covering the SiNx layer before the bulk SiNx could be etched).
During this longer etch, also the dry oxide was exposed for a
longer period to the phosphoric acid. This led to a loss of 6
± 1 nm of the dry oxide in these experiments (as measured
with a Plasmos SD 2002 ellipsometer). To try to improve the
selectivity of SiNx over SiO2, a comparison between the etch
rates of these materials in hot phosphoric acid was performed,
(because this selectivity has been observed to improve when
lowering the temperature of the H3PO4 [16]).
The results of this experiment (table 1) show that lowering
the temperature had no significant effect on the selectivity in
our case. However, the absolute silicon dioxide and silicon ni-
tride etch rates dropped significantly (approximately a factor of
3 for each 20 ◦C of temperature difference), but for our purpose
this was not useful. An option would be to use a nitride that
oxidizes slower at 950 ◦C, for example stoichiometric Si3N4
[13]. This could also have consequences for the selectivity of
nitride/oxide. However, this option has not been explored, be-
cause the current selectivity (approximately 9:1) was enough
to demonstrate the proof of principle of the technology.
Table 1. Influence of temperature on etch rates of SiNx and SiO2 in
hot phosphoric acid.
Temperature Etch rate SiNx Etch rate SiO2 Selectivity
(◦C) (nm min−1) (nm min−1) (–)
180 4.1 0.48 8.5:1
160 1.4 0.16 8.9:1
140 0.5 0.05 8.6:1
3.3. Nano imprint lithography using nano-ridges as a stamp
Imprints of the nanostructures were made using hot
embossing in PMMA (the glass temperature Tglass of PMMA
is 105 ◦C). Before imprinting, the stamps were coated
with an antisticking layer (a self-assembled monolayer
of 1H,1H,2H,2H-perfluorodecyl-trichlorosilane; gas phase
deposition in a desiccator under vacuum). The imprinting
temperature was 180 ◦C (2 min heating up), the imprint
pressure was 40 bar and the cooling down time was around
20 min. The samples were separated at a temperature of
approximately 108 ◦C (just above the glass temperature of the
PMMA). Any residue of PMMA in the imprinted slits can be
removed in an O2 plasma etch step.
Figure 5(a) shows an AFM scan of the PMMA layer
after imprinting with the 20 nm wide, ‘two-level’ nano-ridges
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Figure 5. Imprints of 20 nm wide nano-ridges in PMMA. (a) AFM image of the imprinted layer (note the level difference). (b) SEM picture
of the imprinted PMMA layer (inset: lower magnification view).
from figure 2. It is difficult to say anything about the
dimensions of the imprinted structure based on the AFM
picture, due to AFM tip convolution effects. However, the level
difference as measured by AFM was 51 ± 5 nm, and this is in
good agreement with our calculations (based on the unequal
silicon etching steps) and with the SEM picture in figure 2.
Figure 5(b) shows a SEM image of the imprinted PMMA layer:
a detailed inspection of close-ups showed that the trench width
is in fact in the order of 20–40 nm.
3.4. Possible extensions of this technology
In the present case, the combination of anisotropic wet etching
and the crystal orientation of the 〈1 1 0〉 wafers limits us to
straight trenches with vertical sidewalls in the 〈1 1 0〉 direction
only. On a 〈1 1 0〉 wafer, only two orientations of the mask
give channels with vertical sidewalls: parallel to the primary
or the secondary flat of the wafer. When arbitrary shaped
structures are desired, reactive ion etching (RIE) could be
used to transfer the pattern into the silicon substrate (instead
of wet anisotropic etching). RIE is able to produce arbitrary
shaped structures with near-vertical sidewalls. Nevertheless,
they are usually slightly tapered and not as smooth as the
walls obtained by wet anisotropic OPD etching, leading to a
less well-defined geometry of the final structure. An example
of such a technology can be found in [8].
4. Conclusions
We have successfully fabricated silicon oxide nano-ridges,
based on standard optical photolithography and wet etching
techniques. Wafer-scale structures, with a variable width and
height in the sub-50 nanometer range, were produced. Line-
widths ranging from 7 to 20 nm have been obtained, while
the height can be varied from around 20 nm to a few hundred
nanometers. The process delivers defect-free structures over a
large area, and can be adapted using RIE to comprise various
geometries, by modifying the photolithography mask design
to suit specific needs.
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